This website requires JavaScript.
Explore
Help
Sign In
cyberpresidentvanellope
/
VOREStation
Watch
1
Star
0
Fork
0
You've already forked VOREStation
mirror of
https://github.com/VOREStation/VOREStation.git
synced
2026-02-05 13:50:08 +00:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
7e8f7014487402a3e8d24c3ee6ef78a393becbb0
VOREStation
/
code
/
modules
/
research
History
Arokha Sieyes
2dbccc6016
Fix ported translator paths and map entries
2017-03-18 01:17:00 -04:00
..
circuitprinter.dm
Sheet loaders can feed protolathes and circuit imprinters
2016-12-21 16:47:26 -08:00
designs_vr.dm
Fix ported translator paths and map entries
2017-03-18 01:17:00 -04:00
designs.dm
Ports the translator
2017-03-10 21:46:57 -06:00
destructive_analyzer.dm
…
mechfab_designs.dm
…
message_server.dm
…
prosfab_designs.dm
Moves languages to use more defines. Redoes Diona splitting
2017-01-14 22:47:12 -06:00
protolathe.dm
Finally fixes the autolathe/protolate lid animations.
2017-02-24 21:30:57 -05:00
rd-readme.dm
…
rdconsole.dm
…
rdmachines.dm
Replaces [stack]/fifty atoms with atoms that spawn the normal stack
2016-12-17 17:27:04 -06:00
research.dm
Makes Circuits Make Their Own Research Designs
2016-12-30 02:41:11 -05:00
server.dm
…