cyberpresidentvanellope/YWPolarisVore
1
0
Fork 0
mirror of https://github.com/Yawn-Wider/YWPolarisVore.git synced 2026-08-23 21:17:20 +01:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'release' of https://github.com/VOREStation/VOREStation into izac

Browse Source
This commit is contained in:
izac112
2023-06-21 19:03:35 +02:00
parent 89fc57f631 a848dd292d
commit ff7df50a7e
346 changed files with 5621 additions and 4174 deletions
Download Patch File Download Diff File Expand all files Collapse all files
code/unit_tests/integrated_circuits/logic.dm
+3 -3
View File
@@ -37,7 +37,7 @@
/datum/unit_test/integrated_circuits/equals_6/arrange()
A = new(get_standard_turf())
inputs_to_give = list(weakref(A), weakref(A))
inputs_to_give = list(WEAKREF(A), WEAKREF(A))
..()
/datum/unit_test/integrated_circuits/equals_6/clean_up()
@@ -55,7 +55,7 @@
/datum/unit_test/integrated_circuits/equals_7/arrange()
A = new(get_standard_turf())
B = new(get_standard_turf())
inputs_to_give = list(weakref(A), weakref(B))
inputs_to_give = list(WEAKREF(A), WEAKREF(B))
..()
/datum/unit_test/integrated_circuits/equals_7/clean_up()
@@ -209,4 +209,4 @@
name = "Logic Circuits: Not - Invert to True"
circuit_type = /obj/item/integrated_circuit/logic/unary/not
inputs_to_give = list(0)
expected_outputs = list(1)
expected_outputs = list(1)